Y

(redirected from Combinational logic)
Also found in: Dictionary, Thesaurus, Medical, Encyclopedia, Wikipedia.

Y

Fifth letter of a Nasdaq stock symbol specifying that it is an ADR

Y

A symbol appearing next to a security listed on NASDAQ indicating that the security is an American Depository Receipt. All NASDAQ listings use a four-letter abbreviation; if a "Y" follows the abbreviation, this indicates that the security being traded is an ADR.
References in periodicals archive ?
As previously explained, the individual results of the modules are put together using a combinational logic to obtain a final result of diagnosis.
Wave pipelined technique was first introduced by Cotten [3] Wave pipelining is a design technique for increasing the throughput of a digital system without introducing pipelining registers between adjacent combinational logic blocks shown in Figure.
Aguirre, ""Automated Design of Combinational Logic Circuits Using Genetic Algorithms", in Proc.
Our patented method is based upon the use of a combinational logic network for stimulus decompression and an XOR network for response compaction, so with our invention, there is no need to solve any system of linear equations as a separate step after scan Automatic Test Pattern Generation (ATPG).
Combinational logic between asynchronous clock domains can lead to metastable conditions, and metastable conditions lead to circuit malfunctioning.
Unlike combinational logic equivalence checking tools, SLEC can verify sequential design changes such as clock gating and retiming.
The book covers the reasons behind SystemC, basic features, data types, modeling of combinational logic, modeling of synchronous logic and test benches.
This enables more efficient capture of design RTL with constructs such as multi-dimensional arrays, signed arithmetic extensions, 'generate' statement, combinational logic sensitivity, and re-entrant tasks and functions.
Generate statement -- File I/O enhancements -- Inclusion of attribute properties -- Constraints for negative timing check -- Definitions for ANSI C style ports, task and function I/O -- Explicit in-line parameter passing -- Comma separated sensitivity lists -- Wild card for combinational logic sensitivity
optimization that automatically focuses specific optimizations on areas of the design that likely hinder overall performance, such as finite state machines (FSM), cross-hierarchical paths, or paths with excessive combinational logic.